AMD MI300A
MI300A (AMD)
Architecture
CDNA 3
Gpu Memory Gb
128
Tdp W
550
Interconnect
4 x16 (128 GB/s)
Blurred values are subscriber-only. Sign in to start a free trial — 2 full pages a day — or subscribe for unlimited access.
Other
| Gpu Compute Units | 228 |
|---|---|
| Fp32 Tflops | 122.6 |
| Fp16 Bf16 Tflops Dense | 980.6 |
| Fp16 Bf16 Tflops Sparse | 1961.2 |
| Fp8 Tflops Dense | 1961.2 |
| Int8 Tops Dense | 1961.2 |
| Architecture | CDNA 3 |
| Gpu Memory Gb | 128 |
| Memory Type | HBM3 |
| Memory Bandwidth Tb S | 5.3 |
| Memory Bus Width Bits | 8192 |
| Tdp W | 550 |
| Peak Engine Clock Mhz | 2100 |
| Process Node | 5nm FinFET |
| Interconnect | 4 x16 (128 GB/s) |
| Amd Infinity Cache Last Level | |
| Fp64 Tflops | |
| Fp8 Tflops Sparse | |
| Int8 Tops Sparse | |
| Matrix Cores | |
| Media Engines | |
| Product Name | |
| Ras Features | |
| Software Platform | |
| Sr Iov Support | |
| Stream Processors | |
| Supported Data Types | |
| Tf32 Tflops Dense | |
| Tf32 Tflops Sparse |
Overview
| SKU | MI300A |
|---|
Vendor-specific
| Vendor-specific specifications |
|---|